Xilinx UltraScale Questions

Discussion of anything and everything relating to chess playing software and machines.

Moderators: bob, hgm, Harvey Williamson

Forum rules
This textbox is used to restore diagrams posted with the [d] tag before the upgrade.
Post Reply
Leo
Posts: 818
Joined: Fri Sep 16, 2016 4:55 pm
Location: USA/Minnesota
Full name: Leo

Xilinx UltraScale Questions

Post by Leo » Thu Apr 18, 2019 4:44 pm

Can these be used for chess engines? How much are they? Will they hook up with a HEDT? Thanks.
Advanced Micro Devices fan.

Milos
Posts: 3387
Joined: Wed Nov 25, 2009 12:47 am

Re: Xilinx UltraScale Questions

Post by Milos » Thu Apr 18, 2019 5:09 pm

Leo wrote:
Thu Apr 18, 2019 4:44 pm
Can these be used for chess engines? How much are they? Will they hook up with a HEDT? Thanks.
Sure they can. It doesn't matter how much FPGA's are. It would cost significantly more to make a functional chess engine on one. Coz:
1) Very few ppl (less than a handful) can actually do it
2) It would take a large effort to do it

In other words it's not enthusiasts kind of effort. It's an effort for the well paid experts.

Leo
Posts: 818
Joined: Fri Sep 16, 2016 4:55 pm
Location: USA/Minnesota
Full name: Leo

Re: Xilinx UltraScale Questions

Post by Leo » Thu Apr 18, 2019 5:43 pm

Thanks. I will no longer consider it relevant for chess.
Advanced Micro Devices fan.

User avatar
hgm
Posts: 23615
Joined: Fri Mar 10, 2006 9:06 am
Location: Amsterdam
Full name: H G Muller
Contact:

Re: Xilinx UltraScale Questions

Post by hgm » Thu Apr 18, 2019 6:25 pm

It would be interesting to know how powerful a TPU one could make from these things, for simulating neural nets.

Milos
Posts: 3387
Joined: Wed Nov 25, 2009 12:47 am

Re: Xilinx UltraScale Questions

Post by Milos » Thu Apr 18, 2019 11:31 pm

hgm wrote:
Thu Apr 18, 2019 6:25 pm
It would be interesting to know how powerful a TPU one could make from these things, for simulating neural nets.
Not enough. I did an analysis at one point after the first gen TPU appeared and you could get maybe half TOPS of the first get TPU (like around 50) with the largest Virtex Ultrascale+ chip at that time (I think it was 9P with 2.5 million LUTs and like 7k DSPs).
If you want anything competitive these days in CMOS you need at least 10nm ASIC.
There are however, other ways beyond CMOS ;).

Post Reply